









TABLE OF CONTENTS vii
LIST OF TABLES xi
LIST OF FIGURES xii
LIST OF SYMBOL xvi
LIST OF ABBREVIATION xvii
LIST OF APPENDICES xviii
1 INTRODUCTION
1.1 Background 1




1.6 Thesis Organization 5
2 LITERATURE REVIEW
2.1 Analog trade-off 6
2.2 Predictive Technology Model 7
2.3 SPICE Model for Circuit Simulation 8
2.4 Process Variation 9
viii 
 
2.5 Design challenge due to scaling in nanometer 10
regime
2.6 Scaling effect due to scaling in nanometer 15
regime.
2.7 Opportunity of analog design in nanometer 18
regime.
2.8 Transistor variation and intrinsic gain 19
2.9 Power Reduction 21
2.10 Threshold Voltage variation 22
2.11 Reuse design 23
2.12 Power scaling 24
2.13 Summary 28
3 METHODOLOGY
3.1 General flow for the research 29
3.2 Method of Design and simulation 31
3.3 SPICE simulator 32
3.4 SPICE Model Parameter 35
3.4.1 Corner Process 36
3.4.2 Voltage Supply, Vdd 48
3.4.3 Hand Calculation 49
3.4.3.1 Derivation for Cascode Amplifier 49
3.4.3.2 Derivation for Differential Amplifier 51
3.4.3.3 Derivation for Telescopic Amplifier 53
3.4.3.3 Tuning Procedure 55
3.4.4 Spice Simulation 56




4 AN ANALYSIS ON ANALOG CIRCUIT 
PERFORMANCE
4.1 Analog Performance 62
4.2 The analysis on corner process and node process 62
4.3 The impact of W and L 87to analog performances 74
4.3.1 Gain 74
4.3.2 Cut-off frequency 78
4.3.3 Power Dissipation 86
4.3.4 Output Voltage Swing 93
4.4 Summary 100
5 CONCLUSIONS AND RECOMMENDATIONS
5.1 Summary and Conclusion 102
5.2 Recommendations 105
REFERENCES 106




TABLE NO. TITLE PAGE
2.1 Transistor Intrinsic Gain 21
2.2 Threshold voltage variation 23
2.3 Scaling factors between two node processes. 23
3.1 Requirement in SPICE simulation 33
3.2 Variation parameter 36
3.3 Voltage supply for technology node process. 47
3.4 Reuse design for 130 nm and 32 nm 60
3.5 Operating region 60
4.1 An Impact for Gain 100
4.2 An Impact for Cut-Off 100
4.3 An Impact for Power Dissipation 100
4.4 An Impact for Voltage Output Swing 101




FIGURE NO. TITLE PAGE
2.1 Analog design octagon 6
2.2 Features for robust design exploration 7
2.3 Supply voltage vs Node process 10
2.4 Velocity saturation occurs at smaller 11
channel lengths
2.5 Velocity saturation reduces the gain 11
2.6 Noise 12
2.7 Design rules complexity 13
2.8 Microprocessor power trends 13
2.9 Supply Voltage Vdd, Threshold Voltage Vth Oxide 16
      Thickness Tox and Matching parameter AVth as a 
function of Technology geometry Lmin.
2.10 Transistor gate length critical dimension 19
variations versus Node process and contacted 
gate pitch
2.11 Inverter delay random variation 20
2.12 Inverter delay systematic variation 20
2.8 Analog switched capacitor circuit model 25
2.9 Id vs. Vgs-Vt for several channel length 27
3.1 General flow of the research 30
3.2 Design and analysis flowchart 30
3.3 a) Differential Amplifier 31
b) Cascode Amplifier 32
c) Telescopic Differential amplifier 32
xii 
 
3.4 An example of netlist file 34
3.5 SPICE Model Parameter netlist file 35
3.6 Ids vs Vds and Ids vs Vgs –NMOS (130 nm) 37
3.7 Ids vs Vds and Ids vs Vgs –PMOS (130 nm) 38
3.8 Ids vs Vds and Ids vs Vgs –NMOS (90 nm) 39
3.9 Ids vs Vds and Ids vs Vgs –PMOS (90 nm) 40
3.10 Ids vs Vds and Ids vs Vgs –NMOS (65 nm) 41
3.11 Ids vs Vds and Ids vs Vgs –PMOS (65 nm) 42
3.12 Ids vs Vds and Ids vs Vgs –NMOS (45 nm) 43
3.13 Ids vs Vds and Ids vs Vgs –PMOS (45 nm) 44
3.14 Ids vs Vds and Ids vs Vgs –NMOS (32 nm) 45
3.15 Ids vs Vds and Ids vs Vgs –PMOS (32 nm) 46
3.16 W and L varied relatively in each transistor 56
3.17 Gain and cut-off frequency measurement 57
3.18 Output voltage swing measurement 59
4.1 a) Cascode amplifier – 45 nm 63
b) Differential amplifiers – 130 nm 64
c) Telescopic amplifiers – 45 nm 64
4.2 a) Differential percentage(Gain)- 65
Differential Amplifier
b) Differential percentage(Gain)- 65
Cascode Amplifier
c) Differential percentage(Gain)- 66
Telescopic Amplifier
4.3 a) Cascode amplifier (130 nm) 67
b) Telescopic amplifiers (90 nm) 68
c) Differential amplifiers (32 nm) 68
4.4 a) Differential percentage(f3dB)- 69
Differential amplifiers
b) Differential percentage(f3dB)- 69
Telescopic amplifiers




b) Differential percentage(power dissipation)- 71
Cascode amplifiers
c) Differential percentage(power dissipation)- 71
Telescopic amplifiers
4.6 a) Differential percentage(voltage output swing)- 72
Differential amplifiers
b) Differential percentage(voltage output swing)- 73
Cascode amplifiers
c) Differential percentage(voltage output swing)- 73
Telescopic amplifiers
4.7 a) Output resistance for differential amplifier 74
(node process-65 nm) 
b) Output resistance for cascode amplifier 75
(node process-65 nm) 
c) Output resistance for Telescopic amplifier 75
(node process-130 nm) 
4.8 a) Gain vs W/L for differential amplifier 76
node process 32 nm
b) Gain vs W/L for cascode amplifier 77
node process 45 nm
c) Gain vs W/L for Telescopic amplifier 77
node process 90 nm
4.9 Cut-off frequency vs W/L for 78-79
differential amplifier 
4.10 Cut-off frequency vs W/L for 80-82
cascode amplifier 
4.11 Cut-off frequency vs W/L for 83-85
Telescopic amplifier 




4.13 Power dissipation vs W/L for 88-90
Cascode Amplifier
4.14 Power dissipation vs W/L for 90-92
Telescopic Amplifier
4.15 Output voltage swing vs W/L for 93-95
Differential amplifier
4.16 Output voltage swing vs W/L for 95-97
Cascode amplifier
4.17 Output voltage swing vs W/L for 97-99
Telescopic amplifier




Vgs - Gate-to-source voltage
Vgd - Gate-to-drain voltage
Vds - Drain-to-source voltage
Vth - Threshold voltage
VT - Thermal voltage
Vdd - Supply voltage
Vd/Vs/Vg - Drain/source/gate voltage
Vout - Output voltage (logic) for gate leakage detection circuit
Vlimit - Limit voltage corresponds to allowable Igtotal level
Id/Ids - Drain current
Ibias - Biasing current
Iref - Reference current
TT - Typical process corner
FF - Fast process corner
SS - Slow process corner
 - Open loop gain
Tox - Oxide thickness
Leff - Effective channel length
Ndep - Channel doping
Cox - Oxide capacitance
Cjs - Depletion region capacitance
W - Channel width
L - Channel length
T - Temperature






CMOS - Complementary Metal Oxide Semiconductor
SoC - System On Chip
NIMO - Nanoscale Integration and Modeling
ASU - Arizona State University
MOS - Metal Oxide Semiconductor
IC - Integrated circuit
MOSFET - MOS Field effect transistor
NMOS - n type MOS
PMOS - p type MOS
BSIM - Berkeley short channel IGFET model
SPICE - Simulation Program with Integrated Circuit Emphasis
CUT - Circuit under test
BSIMPD - BSIM partial-depletion SOI MOSFET model
SOI - Silicon on insulator
PTM - Predictive Technology Model
CD - Critical Dimension
ACLV - Across the Chip Length Variation
SNR - Signal Noise Ratio
RDF - Random Dopant Fluctuations
LER - line-edge roughness 
LWR - line-width roughness
DR - Dynamic Range
TT - typical process
SS - slow process





A Figure of Gain 108
B Node process for 130 nm, 90 nm, 65nm, 111
45 nm and 32 nm.
